MAX10 ADC Sequencer problem

Question

I am using MAX10 internal ADC with Channel 1 and Channel 2. In the platform designer I have invoked ADC control core only (Soft IP) and now I want to change the ADC command channel ( Between channel 1 and channel 2 ) and separate the ADC response data separately and store in different registers for the both the channels.

Can I please get example ( VHDL code) for using ADC control core only to extract the two ADC response datas separately and store in different registers?

ash_r_intel · Answer

Hi,You can generate ADC IP with sequencer logic which adds additional blocks to the control only core. Other option is to check for an example design on Intel FPGA design store: FPGA Design Store | IntelRegards

Forum Discussion

MAX10 ADC Sequencer problem

1 Reply

Recent Discussions

The old NIOS development kit, Stratix edition: factory demo image.

MAX10 10M50 Development KIT Triple Speed Ethernet problem

About PCIe Daughter Cards for Agilex™ 3 FPGA and SoC C‑Series Development Kit

Stratix 10 FPGA Dev Kit VCCIO_FMC voltage issue

Stratix 10 Development Kit HiLo connector