MAX 10 FPGA clock speed

Question

MAX 10 FPGA (10M08S, 144-EQFP) Evaluation Kit use 10M08SAE144C8G

MAX 10 data sheet, Table 26, clock tree specifications

I6 == 450MHz, C8 == 402 MHz.

I am very interested to follow the idea described in http://kazus.ru/forums/showthread.php?t=105160

to use a FPGA to implement a FM transmitter. in the example, the author use a 450MHz. I am not so good to create my own design, so I have a question. is it possible to run the C8 grade MAX10 to 450M clock? what is the risk?

anandraj_s_intel · Answer

Hi David,The datasheet values are characterized and the guidelines, after the recommended value intel will not provide the support.However, that does not mean that we cannot use beyond datasheet values.RegardsAnand

Forum Discussion

MAX 10 FPGA clock speed

1 Reply

Recent Discussions

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work