Forum Discussion

Contributor

6 years ago

MAX 10 FPGA clock speed

MAX 10 FPGA (10M08S, 144-EQFP) Evaluation Kit use 10M08SAE144C8G MAX 10 data sheet, Table 26, clock tree specifications I6 == 450MHz, C8 == 402 MHz. I am very interested to follow the idea descr...

AnandRaj_S_Intel

Regular Contributor

6 years ago

Hi David,

The datasheet values are characterized and the guidelines, after the recommended value intel will not provide the support.

However, that does not mean that we cannot use beyond datasheet values.

Regards

Anand

Forum Discussion

MAX 10 FPGA clock speed

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work