i have arria 10 gx development board from altera. i tried to use lcd example code from altera https://fpgacloud.intel.com/devstore/platform/16.1.0/Standard/arria-10-gx-lcd-display-reference-design/
but there are some error

Question

i am using quartus 19.2i am not able to update q_sysand there is also some error reguarding 12c opencore

kennyt_altera · Answer

There will be some problem if you update your IP jumping the version too far from Q16.1 to Q19.2. What you can do is reinstantiate the IP manually. The setting should be in the .ip files

ppoka1 · Answer

how can i manually install.  i tried using upgrade in editor

kennyt_altera · Answer

What I mean is create this new IP in the IP catalog. And slowly put in the setting value base on the *.qip.

kennyt_altera · Answer

any update?

Forum Discussion

i have arria 10 gx development board from altera. i tried to use lcd example code from altera https://fpgacloud.intel.com/devstore/platform/16.1.0/Standard/arria-10-gx-lcd-display-reference-design/ but there are some error

4 Replies

Recent Discussions

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

PCIe Root Complex on DK-A5E013BM16AEA

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work