How to point Platform designer generated IPs in Questa Simulation

Hello, I am trying to simulate a RTL design which contains a modular scatter gather DMA(stream to memory-map) IP generated by Quartus Prime Pro platform designer. - I am able to generate HDL from t...