Emulating main memory over PCIe on Intel / Altera DK-DEV-1SDX-P-A

Question

Hi,
I'm working on a project where I need the host to identify the PCIe device as main memory. In my baseline design, I'm planning on having the PCIe IP, MIG, and memory DIMMs. Could you please tell me if this can be done with Intel / Altera DK-DEV-1SDX-P-A? And if so are the drivers automatically generated by Intel® Quartus® Prime?
Thank you in advance.

sengkok_l_intel · Accepted Answer

Hi

You may refer to the following link for how to generate the Stratix 10 DX (P tile) example design. It comes with the basic linux driver in this example design.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.pdf

Regards -SK

Forum Discussion

Emulating main memory over PCIe on Intel / Altera DK-DEV-1SDX-P-A

2 Replies

Recent Discussions

Agilex™ 7 FPGA M-Series Development Kit_HBM2e Edition_REVB2_Altera

Agilex 7 R-Tile PIPE Direct endpoint receives Set_Slot_Power_Limit, but no Config TLPs

SyncE clock as the reference for DDR, HBM, and FPGA control interfaces in the Agilex M-Series design

R-tile CXL base hard IP example for the Agilex 7 M-series Dev Kit (DK_DEV_AGM039EA) does not work

PCIe Root Complex on DK-A5E013BM16AEA