Forum Discussion

New Contributor

5 years ago

Solved

Emulating main memory over PCIe on Intel / Altera DK-DEV-1SDX-P-A

Hi, I'm working on a project where I need the host to identify the PCIe device as main memory. In my baseline design, I'm planning on having the PCIe IP, MIG, and memory DIMMs. Could you please tel...

SengKok_L_Intel
5 years ago
Hi

You may refer to the following link for how to generate the Stratix 10 DX (P tile) example design. It comes with the basic linux driver in this example design.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.pdf

Regards -SK

SengKok_L_Intel

Regular Contributor

5 years ago

You may refer to the following link for how to generate the Stratix 10 DX (P tile) example design. It comes with the basic linux driver in this example design.

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-dex-ptile-pcie-avst.pdf

Regards -SK

Forum Discussion

Emulating main memory over PCIe on Intel / Altera DK-DEV-1SDX-P-A

Recent Discussions

Can I get a refund if I accidentally recharged the wrong number?

How to get a refund for wrong recharge on Airtel?

Device stopped receiving config data: Internal error (0x0000, 0x00000000, 0x1800).

Slow Runtime Performance in FIL Implementation on DE2-115 Using Ethernet

CXL 2.0 support on the NEW Agilex™ 7 FPGA I-Series Development Kit (2x R-Tile and 1x F-Tile)