Does the arrow in Figure 9 and in Figure 25 about the holdup relationship of Same-Edge Capture Center-Aligned Output contradict each other in AN433?

No, the diagrams are correct. For same edge capture, you perform same edge setup analysis and opposite edge hold analysis. Figure 9 is not very useful since it's just showing what all the relationships look like. Figure 25 is what should be used. I also prefer the online training to this document. See it here: https://www.intel.com/content/www/us/en/programmable/support/training/course/oddr1000.html

#iwork4intel

Hi sstrell,

I have one problem about the centric-alignment DDR source synchronization input , if upstream device provide the requirement the setup and holdup information of FPGA, It means that if the trace delay of data and clk on the PCB is equal, upstream device can ensure that the data and clk is centric-alignment at the input port of FPGA, and I calculate the man and min input delay which is the trace delay limitation between data and clk in FPGA （like below figure)? Another question, if the phase relationship between data and output clk of upstream device, is necessray for me to set constrains for source synchronization input ?

​

Best regrads,

Lambert​

Yes, Figure 25 better illustrate the setup and hold requirement for the data latching.

Hello sir,

Basically the AN433 describe it clearly, especially page 18. If needed, you can specific which part that you are not understand here and see if we can help to clarify.

By the way, maybe this link also helpful for you - https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/design-software/timinganalyzer/exm-tq-ca_ss_in.html