Does the arrow in Figure 9 and in Figure 25 about the holdup relationship of Same-Edge Capture Center-Aligned Output contradict each other in AN433?

Hi sstrell,

I have one problem about the centric-alignment DDR source synchronization input , if upstream device provide the requirement the setup and holdup information of FPGA, It means that if the trace delay of data and clk on the PCB is equal, upstream device can ensure that the data and clk is centric-alignment at the input port of FPGA, and I calculate the man and min input delay which is the trace delay limitation between data and clk in FPGA （like below figure)? Another question, if the phase relationship between data and output clk of upstream device, is necessray for me to set constrains for source synchronization input ?

​

Best regrads,

Lambert​