Did I need to set a proper pin assignment if I running a simulation ?

Question

I am trying to run a design example simulation for AGIB027R29A1E2VR3, F-tile.
Quartus version v23.3 , Questasim 2023-2.

But the target devkit with proper pin selection only available for F-series devkit - non I-series devkit. If I select F-series devkit, the simulation run well.

While I select "NONE" as my device is targeted AGIB027R29A1E2VR3, the simulation fail in "ld_debug".

Question -

Did I need to set a proper pin assignment if I running a simulation ?
If the answer is YES in first question, Can I use the .qsf pin mapping from F-series F-tile and plug directly I-series F-tile ?
- I try , no2 where I use the .qsf from F-series F-tile , plug in to I-series F-tile.
  BUT the compilation fail . appreciate if someone can help to advise

richardt_altera · Answer

RTL simulation is used to check your design functionality. Pin assignment is not required. You only need to run the Analysis and Synthesis successfully.

You may try the example design provided in the user guide to further understand the simulation flow.

https://www.intel.com/content/www/us/en/docs/programmable/691278/21-3/quick-start.html

Additionally, could you file a new forum case for your follow up question on the compilation error message?

This is for tracking purpose. Btw, the screenshot resolution is too low to view.

Regards,

Richard Tan

richardt_altera · Answer

Any update on this?Do you able to resolve your simulation problem? Regards,Richard Tan

fpga_nick · Answer

i got my problem solved in another thread. thankshttps://community.intel.com/t5/Intel-FPGA-University-Program/Did-I-need-to-set-a-proper-pin-assignment-if-I-running-a/m-p/1690234#M5240

richardt_altera · Answer

I'm pleased to know that your question has been addressed.

Now, I will transitioning this thread to community support. If you have any further questions or concerns, please don't hesitate to reach out. Please login to https://supporttickets.intel.com/s/?language=en_US , view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.

The community users will be able to help you on your follow-up questions.

Thank you and have a great day!

Best Regards,

Richard Tan

Forum Discussion

Did I need to set a proper pin assignment if I running a simulation ?

4 Replies

Recent Discussions

yolov3_tiny_tf run_inference_stream problem

Looking for guidance on CXL IP access (university research, Agilex 7 I-series)

DE10-Lite and sdram controller ip

JTAG Chain Broken – Unable to Program Agilex 5 Modular Development Board

DK-DEV-AGI027RES Install Package