Cyclone V hardware DMA

Hello,

I want to transfer data from the FPGA to the cyclone V's SDRAM, using the hardware DMA as illustrated in the following figure

I configured the DMA by the HPS. To handle data transfer, the DMA is equipped with a " peripheral request interface", this interface is connected to the block " Synopsys adapter and clock crossing".

The only information available from the document 'Cyclone V hard processor system technical reference manual' is that this block is controlled by the fpga using the following hand shake signals:

- dma_tx_req_n

- dma_rx_req_n

- dma_tx_ack_n

- dma_rx_ack_n

- dma_tx_single_n

- dma_rx_single_n

Is it possible to have technical support on how to control those signals in order to inform the DMA that there is data available on the FPGA side?

Thank you in advance for your support.