Forum Discussion

Björne2's avatar
Björne2
Icon for New Contributor rankNew Contributor
2 years ago
Solved

Synthesizing the HDL that OpenCL aoc creates manually

I'm using the Intel FPGA SDK for OpenCL (aoc) to synthesize bitstreams. The tool creates a directory where it stores all generated HDL files. It think (I think) invokes Quartus to synthesize the desi...
High-level Design Tools
  • BoonBengT_Altera's avatar
    BoonBengT_Altera
    2 years ago

    Hi @Björne2,


    Noted on the situation, unfortunately there is no such build flow available for either OpenCL or within Quartus to do so.

    The current build flow for OpenCL are via creating the hardware configuration file through the aoc command.

    Desire build flow might be similar to other tools mention above.


    Note: Intel OpenCL are in the deprecated roadmap.


    Best Wishes

    BB


BoonBengT_Altera's avatar
BoonBengT_Altera
Icon for Moderator rankModerator
2 years ago

Hi @Björne2,


Great! Good to know that your doubts has been clarify, with no further clarification on this thread, it will be transitioned to community support for further help on doubts in this thread. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support.

Thank you for the questions and as always pleasure having you here.


Best Wishes

BB