State Machine File input and output ports.

I am using Quartus Prime for generating HDL code from state diagram drawn using state machine file editor, was wondering if the inputs and outputs can be more than 1 bit, as there is no option for setting the bit size while drawing the state diagram.

Thanks in advance.