SpurthyNew Contributor2 years agoState Machine File input and output ports. I am using Quartus Prime for generating HDL code from state diagram drawn using state machine file editor, was wondering if the inputs and outputs can be more than 1 bit, as there is no option for se...Show More
ShengN_alteraSuper Contributor2 years agoHi,Let me know if you have any further update or concern?Thanks,Best Regards,Sheng
Recent DiscussionsAI Suite - Streaming from HPS to DLA IPSolvedAgilex 7 I-Series "aocl diagnose acl0" error following OFSAI Suite - Custom model in the FPGA building processSolvedAny date for the release of the Docker image alterafpga/fpgaaisuite-quartus-v2026.1.1?Downloading AI Suite deb file returns text fileSolved