parallel prefix sum OpenCL implementation

Question

I am wondering if anyone knows an efficient parallel prefix sum OpenCL implementation for FPGA. I am currently using the one at CLPP , but it is extremely slow. I guess it makes sense since it was developed earlier for GPU. Anyone knows an open source parallel prefix sum optimized for FPGA? Thanks

anilerinch_a_intel · Answer

Hi ,If you have the CUDA code for the prefix sum , then you can convert it to DPC++ and then try to compile  the DPC++ code for FPGA.https://software.intel.com/content/www/us/en/develop/documentation/oneapi-programming-guide/top/software-development-process/migrating-code-to-dpc/migrating-from-cuda-to-dpc.htmlThanks and RegardsAnil

anilerinch_a_intel · Answer

Hi ,Please let us know if the previous suggestions was helpful. So that we can treat this issue as closed. Thanks and RegardsAnil

Forum Discussion

parallel prefix sum OpenCL implementation

2 Replies

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?