Forum Discussion

beiwang2003

New Contributor

5 years ago

parallel prefix sum OpenCL implementation

I am wondering if anyone knows an efficient parallel prefix sum OpenCL implementation for FPGA. I am currently using the one at CLPP , but it is extremely slow. I guess it makes sense since it was de...

AnilErinch_A_Intel

Frequent Contributor

5 years ago

Hi ,

If you have the CUDA code for the prefix sum , then you can convert it to DPC++ and then try to compile the DPC++ code for FPGA.

https://software.intel.com/content/www/us/en/develop/documentation/oneapi-programming-guide/top/software-development-process/migrating-code-to-dpc/migrating-from-cuda-to-dpc.html

Thanks and Regards

Anil

Forum Discussion

parallel prefix sum OpenCL implementation

Recent Discussions

Error faced while executing on Agilex FPGA board....

AI Suite System Throughput Issue

Agilex 7 I-Series "aocl diagnose acl0" error following OFS

HLS Compiler 24.1 error - aocl-clang.exe - dll entry point not found

How Do I get the License for HLS?