Forum Discussion
longgnol
New Contributor
1 year agoHi aikeu,
My research topic is based on the CPU-FPGA heterogeneous architecture. As an accelerator, FPGA needs to read data from the Host, perform calculations, and then write the results back to the Host.
Can IP authoring flow meet these requirements?
Can IP authoring flow meet these requirements?