L- and H-tile Avalon Streaming Intel FPGA IP for PCI Express as a Root Port

Hi,

Thanks for reaching,

• For PCIe Avalon ST L and H Tile Root Port procedure you may refer document at link below
• https://www.intel.com/content/www/us/en/docs/programmable/683111/21-1/root-port-enumeration.html
• TLP header information you may refer to same user guide as well
• https://www.intel.com/content/www/us/en/docs/programmable/683111/21-1/tlp-header-and-data-alignment-for-the.html

Hope this able to help, let me know if any further clarification is needed.

Regards,

Wincent_Intel

Hi,

Apologize for late reply,

The pcie_hdr_byte0 , pcie_hdr_byte1 is Mapping Avalon-ST Packets to PCI Express TLPs

For detail , you can refer document below

https://www.intel.com/programmable/technical-pdfs/683111.pdf , Table 30.

Regards

Wincent_Intel

Hi,

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket

Regards,

Wincent_Intel

Hi,

We do not receive any response from you to the previous answer that I provided.

This thread will be transitioned to community support.

If you have a new question, feel free to open a new thread to get support from Intel experts.

Otherwise, the community users will continue to help you on this thread. Thank you

If you feel your support experience was less than a 9 or 10,

please allow me to correct it before closing or please let me know the cause so that I may improve your future support experience.

Regards,

Wincent_Intel