Most RecentHow do I configure and implement the Altera_PLL Cascading feature?Why does the rx_freqlocked signal get stuck high for an Rx only transceiver instances in Cyclone® IV GX devices?Why does the Quartus II software version 15.0 web edition installer issue an error when trying to add a device?Why does SDI Receiver have locking issue after the reconfiguration process?Why is it not possible to drive out on pins that are reserved as bi-directional when performing post-configuration mode boundary scan testing on Arria V or Cyclone V devices?Is there a known issue with the Parallel Flash Loader (PFL) in the Quartus II software version 12.1?What are the specs for the "ears" or the squared corners of the ground slug for a 144-Pin EQFP package?How do I calculate the frequency, phase shift and duty cycle for clocking ALTLVDS soft SERDES using external PLL mode?Embedded Peripherals IP User Guide - Altera® FPGA MII to RMII Converter Core - Table 461. The Parameter Scenario is incorrectIs there a known issue with simulating the Cyclone® 10 FPGA LP PLL IP using Verilog?
