Most RecentHow to simulate FFT IP Core in Modelsim.10996 Verilog HDL error at <location>: parameter "<name>" has no initial or actual valueKernel performance with profilingWhy the compilation report didn't display the resources usage when I made the verilog file as top file?when using quartus 18. Why I can't put all my global `define statement in a seperate file and use it as we do in old-version quartus?How to profile PCI transfer with aocl report?TimeQuest strange behavior - seems like a bug in PLL output clock visualizationThe quartus tool floating licence is not getting access from the serverQuartus qsys tool usagewhy the menu FILE →"NEW"→ "OTHER FILES" → "WAVEFORM VECTOR FILE" doesn't exist in my version of Quartus II ??
