Most RecentFPGA component RoHS3 and REACH (191substances) statusOpenCL error on code compilationHow to stop Quartus Lite automatically naming new files ?implicit declaration of function ‘send_sig_info’ errorHi, Is there working reference design for V series PCIe DMA Engine for Arria V GX ?? I tried using reference design. provided by altera. Unfortunately, its not working.QSYS HDL generation error. What is the cause?How do I get my 1 year license for the Stratix iii Development kit?im using sine function through megawizard, but instead getting the sine result im getting the data, the angle that we gave. does someone have a guide that can help us use the code correctly? thank youLinux : Unexpected error code 89VHDL-2008 support for unconstrained arrays in records
