Most RecentVCCA and VCCD_PLL for Cyclone IVEArria10 IOPLL odd phase shift behaviorIssue while using HSMC as single-ended GPIOClock Divider and PLL Best PracticesIOPLL Source-Synchronous Compensation - Multiple Data InputsMAX10 i/o state during Device Initialization (before user mode and after configuration time)EPCQ16 and EPCQ16A with CycloneVsolder composition and reflow profile for Cyclone VHow to deal with ADC pins of MAX10Arria10 Custom Board DDR calibration issues
