Most RecentRunning MAX+PLUS II in (virtual) XP mode under Windows 7multipliers + RAM blocks limitation3G/GPRS module for Altera DE2-115 Dev Boarddata acquisitionMAX V EQFP-64 Allegro layout fileFPGA Evaluation Boardget_rtl_cells seems returns incomplete list of cellsGraphic LCD display problem (Stratix III or Cyclone III)mizanurQuestion about optimizing a VHDL based system.
