Most RecentThe device chain in Programmer does not match physical device chain.“Can't recognize silicon ID for device 1” with Quartus Prime 15.1Sharing SDRAM by two NIOS coresMemory IP for PAC cardhow to increase the data width of an inputWhat is the pin placement tolerance of the pin (e.g. PQFP Altera devices) when it moves towards other pin? Please see attached file for referenceIs it possible to make read and write transaction "simultaneously" using External memory IP(DDR3) on max 10 device ?Is it possible to have more than one avalon ports on external memory interface IP (DDR3) of CYCLONE 10 GX ?We have an Arria V GX starter board. I can not program the FPGA. How can I program the FPGA / make the JTAG-Chain work?Can GPIO Pins support clock frequencies around 100 MHz? DE10 nano dev. board
