ContributionsMost RecentMost LikesSolutionsWhere to download Quartus linux 15.1 for web/standard version Dear Sir, Where to download Quartus linux 15.1 for web/standard version? Regards Sam How to compatible between HDMI 2.1 and HDMI 2.0/1,4 in Intel FPGA HDMI IP Dear Sir, How to compatible between HDMI 2.1 and HDMI 2.0/1,4 in Intel FPGA HDMI IP Regards Sam SolvedThe data rate of AUX in DisplayPort IP Dear Sir, about the DisplayPort RX, can we get the information of Package error or Bit error? Could you share how to checks SI from Intel? Regards Sam What are the storage conditions of N3000? Dear Sir, Does Intel have document about storage conditions of N3000-N? Regards Sam Display port video data input interface issue Hi Sir, Customers have the video data interface of DP IP issue about the Hsync & Vsync state. Documentation describes that user can use standard Hsync and Vsync as the video data input source format but don't provide the detail information. Customers inquired the every interval of Hsync signals whether can have different latency . They want to add more than 3 or 5 cycles between Hsync signals at the last video line before the next frame image . https://www.intel.com/content/www/us/en/programmable/documentation/hco1410462777019.html Thanks Is any document about MAX 10 I/O performance for TTL/CMOS standard?Assuming MAX V Vccio is set to 3.3V, can MAX V accept 1.8V inout?