Become an FPGA Designer in 4 Hours SDRAM controller IP outdate

Hi,

We sincerely apologize for the inconvenience caused by the delay in addressing your Forum queries. Due to an unexpected back-end issue in our system, your Forum case, did not reach us as intended. As a result, we have a backlog of cases that we are currently working through.

Please be assured that we are doing everything we can to resolve this as quickly as possible. This will take some time, and we appreciate your patience and understanding during this period of time. Thank you again for your patience and understanding, and we are committed to provide you with the best possible support.

Do you have the link to that course and the source code?

Regards,

Adzim

Hi,
the posted archive doesn't contain meaningful SDRAM controller code just a dummy .v and .qip files without actual function.
Are you starting with an existing example design, if so what is it?

Are you using this design example Intel® MAX® 10 FPGA – Become an FPGA Designer in 4 Hours Lab

Hi,
there's appparently a problem with sdram_ctrl IP. In can be upgraded up to Quartus 19.1, but not in 21.1 or above.

Error: sdram_ctrl.sdram_ctrl0: Component altera_avalon_new_sdram_controller 19.1 not found or could not be instantiated

The 19.1 upgraded IP compiles however correctly in 22.1. I don't have 23.1 presently installed.

Hello,

I think some of the IPs may have been obsolete and it's replaced with another one in newer Quartus version.

This might need to use Quartus version similar to the design.

Regards,

Adzim

Hello,

The error is caused by the SDRAM Controller Intel FPGA IP or altera_avalon_new_sdram_controller is no longer supported in Quartus Standard version 23.1.

You can still use the IP or the design in previous Quartus version.

Regards,

Adzim