Become an FPGA Designer in 4 Hours SDRAM controller IP outdate

Hi,
the posted archive doesn't contain meaningful SDRAM controller code just a dummy .v and .qip files without actual function.
Are you starting with an existing example design, if so what is it?

Are you using this design example Intel® MAX® 10 FPGA – Become an FPGA Designer in 4 Hours Lab