Forum Discussion

New Contributor

2 years ago

Unable to run Generic Serial Flash Interface IP at 100 MHz

Hi, I am working on a Cyclone V, writing an epcq128A using Generic Serial Flash Interface Intel IP. After integrating the IP and connected it to the HPS in the platform designer, I am now able to...

Hps Boot

FakhrulA_altera

Regular Contributor

2 years ago

Hi Jpasquiet,

I'm sorry I missed your post. There's a KDB though it may not be directly related to your issue, can you check this- Why does the Generic Serial Flash Interface Intel® FPGA IP fail to deassert nCS in write enable operation? and try with Quartus Prime software version 20.3

Regards,

Fakhrul

Forum Discussion

Unable to run Generic Serial Flash Interface IP at 100 MHz

Recent Discussions

Unique ID registers in Cyclone V

Audio interface with Agilex 5 A5ED065BB32AI4S

Operating system kernel-level FPGA bridge communication

Routing PL DDR to PS

Validating ECC Functionality on Custom Agilex 5 SOM in Linux Kernel