ihsan28New Contributor9 months agoHPS to FPGA bridge in GSRD Agilex 7 m-series Hi, I am following this tutorial to generate the GSRD for my fpga https://altera-fpga.github.io/rel-25.1/embedded-designs/agilex-7/m-series/hbm2e/ug-gsrd-agx7m-hbm2e/ everything work, until I wa...Show More
Jeet14Frequent Contributor9 months agoHi Ihsan.Please let us know if there is any further query on this?RegardsTiwari
Recent DiscussionsArria 10 SoC – USB devices always enumerating as Full-Speed (Yocto 4.1, dwc2)Timings eMMCAgilex 5 AI flowAgilex5 - Bridge AXI F2H - read transactionsAgilex 5 Premium Dev Kit Ethernet Performance