chanderNew Contributor1 year agoHow to access entire 4GB DDR from Agilex 7 HPS We have a configuration where the Agilex 7 HPS EMIF interface is connected to 4GB DDR on the board. However the Linux/uboot is able to access only 2GB i.e address 0x0 - 0x7FFF_FFFF, while from F2H Ac...Show More
aikeuRegular Contributor1 year agoHi chander,Can change the address being used to<0x2 0x80000000 0 0x80000000> instead as below?memory {/* 4GB */reg = <0 0x00000000 0 0x80000000>,<0x2 0x80000000 0 0x80000000>;};Thanks.Regards,Aik Eu
Recent DiscussionsCyclone V HPS FPGA2SDRAM Clock QueriesMSGDMA ST-to-MM: Linux Driver Necessity & F2SDRAM Path FeasibilityLinux not booting - can't get kernel imageAgilex 5 with HPS Cryptographic services and bootflowLinux mSGDMA Driver Agilex 5Solved