Cyclone V FPGA HPS2FPGA Lightweight bridge timing requirement

I am working on developing the interface between the HPS and our FPGA design through the HPS2FPGA Lightweight bridge, which uses the AXI lite bus protocol. This protocol includes some handshaking con...