Cyclone V DDR3 SDRAM timing configuration missing in handoff files

My query relates to SDRAM timing and skew parameters modified in platform designer that (after generation, FPGA rebuild and create BSL script) do not appear in the handoff files. We have a PCB with ...