Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. SoC System

Forum Discussion

JBayl's avatar
JBayl
Icon for Occasional Contributor rankOccasional Contributor
10 months ago

Agilex 5 LPDDR4 8GB

Hi, What's the lowest density Agilex 5 supports 8GB of LPDDR4? I'd appreciate if someone can point me to the correct documentation that shows which device density supports 8GB. Our project require...
Fpga Devkit
KelvinK_Altera's avatar
KelvinK_Altera
Icon for New Contributor rankNew Contributor
10 months ago

Hi Jol,

You can refer to this for density, https://www.intel.com/content/www/us/en/docs/programmable/762191/current/fpgas-and-socs-package-options.html

For EMIF refer to this, https://www.intel.com/content/www/us/en/docs/programmable/762191/current/fpgas-and-socs-e-series.html

Recent Discussions

  • Essen's avatar
    Need Step-by-Step Guide: Configuring Arria 10 HPS for UART0 Access (Tools & Workflow)
    7 hours ago
    Essen
  • monkstein88's avatar
    A topic explaining a problem with Cyclone V SoC - u-booting .rbf file failure - got rejected.
    Solved
    7 days ago
    monkstein88
  • Motaz_sami's avatar
    U-Boot "Synchronous Abort" boot failure on Terasic Atum A5 Rev B via Quartus 24.3 .jic generation
    8 days ago
    Motaz_sami
  • Charan404's avatar
    Agilex7m i have configure 4GB ddr linux is not booting. I got architect time failure error.
    11 days ago
    Charan404
  • IOzan's avatar
    Preloader/U-Boot Compilation Failure
    16 days ago
    IOzan
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo