K606Contributor9 months agoAgilex 5 GTS to HPS CDC/STA issue: help request! I am trying to bring-up the GTS component on the A5. The general idea is: Oscillator -> GTS -> FIFO -> DMA -> HPS -> Application. The Qsys diagram looks as followed (HPS section omitted for brevity...Show More
Jeet14Frequent Contributor9 months agoHi K606,Any update on this case?Also, please update that you are using the same .jic and .rbf files which are generated from the same Quartus Programming File Generator version.RegardsTiwari
Recent DiscussionsNeed Step-by-Step Guide: Configuring Arria 10 HPS for UART0 Access (Tools & Workflow)A topic explaining a problem with Cyclone V SoC - u-booting .rbf file failure - got rejected.SolvedU-Boot "Synchronous Abort" boot failure on Terasic Atum A5 Rev B via Quartus 24.3 .jic generationAgilex7m i have configure 4GB ddr linux is not booting. I got architect time failure error.Preloader/U-Boot Compilation Failure