Forum Discussion

ThomasTessier's avatar
ThomasTessier
Icon for Occasional Contributor rankOccasional Contributor
1 year ago

Xcelium Simulation of Agile5 design FATAL when entering Simulation?

I have a very large DUT mixed-signal environment that I am integrating into with a new Agile5 FPGA design. I have this environment working with the Arria5 in previous generations. So this is entirely...