Altera_ForumHonored Contributor16 years agoWYSIWYG I/O Primitives Error Hello all: I am building a simple design on the Stratix II GX Audio Video Development Board, and am running into an error. I have the one-wire interface component giving me access to the dip sw...Show More
Altera_ForumHonored Contributor16 years agoOk. Should I private message my verilog to you? Or is there something I could post here?
Recent DiscussionsHow can I use Quartus Pro 25.1 sopc-create-header-files tool to generate a jtag master header file?timing violation fixError (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Using Quartus with softHSMThe quartus license works with version 25.0 but not with version 17.0