Wrong node type for node in vector source file (vhdl file). Jk flop

Design node type is of Output type but in signal in vector file is bidirectional. (QUARTUS II) My code for a JK flip flop compiles correctly but the problem I am having is that when I try to ru...