Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Wireless Transmission using Cyclone II FPGA (Verilog HDL)

The data that is to sent out from the FPGA is in 8-bit form. Whereas the encoder on the transmitter circuitry can only receive 4 bits. Different coding have been tried but it just does not seem ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

I'm using RF transmission.

The data is in ASCII code form, which is 8-bit per data.

I now have to separate the 8-bit into 2 four-bits, so that the first 4 bits (LSB) is sent.

Then it will be followed by the other 4 bits (MSB).

But I have tried it using LEDs first.

Once a key is pressed, sometimes the MSB will be received first.

Sometimes, the LSB will be received first.

And, only second time of the key press will trigger the LEDs to change.

Why is it so?