wire Verilog to VHDL

Can anyone help me translate this from Verilog to VHDL: wire [4:0] sub_wire0; wire [0:0] sub_wire5 = 1'h0; wire [0:0] sub_wire2 = sub_wire0[0:0]; wire [1:1] sub_wire1 = su...