pku_cfpNew Contributor2 years agoWhy would a clock path be negative? When I use Quartus Prime's Time Analyzer for violating timing analysis, I find that the clock path in the data required path is negative. This latch clock comes from the tx_clkout of my high-speed tr...Show More
NurinaRegular Contributor2 years agoHi,Can you share a snapshot of what you're seeing in the timing report?Regards,Nurina
Recent DiscussionsQuartus did not startQuartusPro25.3 STA Erroragilex7 ram back-annotationQuartus crashes on long carry chain in Agilex 5 FPGAsQuesta FPGA Starter Edition: Fatal WLF Error when restarting simSolved