Why would a clock path be negative?

When I use Quartus Prime's Time Analyzer for violating timing analysis, I find that the clock path in the data required path is negative. This latch clock comes from the tx_clkout of my high-speed transceiver PHY IP output. I can't understand why the clock path of the latch clock would be negative.