Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

why error near text "port"; expecting "(", or "'", or "."

Error (10500): VHDL syntax error at Transmit2.vhd(106) near text "port"; expecting "(", or "'", or "." Error (10500): VHDL syntax error at Transmit2.vhd(142) near text ";"; expecting ":=", or "<...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

excellent !!! i change to use signal instead of variable outside process , it is success to pass syntax checking.