Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

why error near text "port"; expecting "(", or "'", or "."

Error (10500): VHDL syntax error at Transmit2.vhd(106) near text "port"; expecting "(", or "'", or "." Error (10500): VHDL syntax error at Transmit2.vhd(142) near text ";"; expecting ":=", or "<...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

does it mean that i move H1:tether port map outside the process and at the same time assign a variable to write like this write => whetherenable, --: IN STD_LOGIC;

then in the process, set whetherenable to '1' when SW(0) = '1' else whetherenable to '0'