What's the differ of the posedge and negedge?

In Verilog or system verilog, If using async reset the process sensitivity list must be written as below: 1, always_ff @ (posedge clk, negedge rst_async_n) 2, always_ff @ (posedge clk, pos...