What we can do to fix the timing failure inside the Altera IPs?

I have design which use multiple DDR3 UniPHY controller in the qsys system. I compiled the design and the design failed timing. I checked the failed paths, and I can see some paths are inside the DDR...