What is usage of "generate" in Verilog?

I am confused by the usage of "generate" in Verilog. I checked it online, find some demo codes like: genvar index; generate for (index= 0;index < 64;index = index+1) begin : ...