Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

What is mean of Zero IC delays?

I found there is an option "Zero IC delays" in Create Timing Netlist. I try to figure out what it is, but it seems I can't find too much useful information in ALtera website. What is that? And ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

If your design passes timing with cell delay plus IC delay then you passed.

Then you don't really need to worry about the case when 0 IC delay is applied because it is unrealistic and is meant as early diagnostic measure.