Forum Discussion
Altera_Forum
Honored Contributor
13 years agoThe idea of 0 IC delay timing model is to exclude interconnect delays from timing model.
If your design does not pass it then it will not pass when you turn the interconnect delay on. If it passes then hope is in the way that it may pass with interconnect delay added.