Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Waveform Editor - odd inversion

Hi, here is my code for a simple 8-bit counter with a decoded low signal for 1 clock period. signal Count: std_logic_vector(7 downto 0) := X"00"; if falling_edge(Bit_Clk_in) then C...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Sorry, I condensed my code so as not to take up too much space, which might have led it to be a bit confusing.

I declare the variable Count as normal in

architecture behavioral of <element> is

signal Count: std_logic_vector(7 downto 0);

...

begin

...

if Count(4 downto 0) = 24 then

....

end behavioral;

The line you've highlighted is meant to simple take the bottom 5 bits of Count (it's an 8-bit counter) and see if it equal to '11000', I am still a relative novice with VHDL so please explain if I have misunderstood.

regards

PhilipJ