virtual pins

hi all I am a newbee in designing with FPGA. In our company we are redesignig a multiplexer. Stating on a old projects Quartus II gives several timing warnings. Why if I place a pin in a low le...